所有图书
Quickstart Practical Guide to Simulation & Synthesis in Verilog
View more
Quickstart Practical Guide to Simulation & Synthesis in Verilog
Verilog for behavioral modeling
View more
Verilog for behavioral modeling
数字逻辑基础与Verilog设计
View more
数字逻辑基础与Verilog设计
Hdl Chip Design: A Practical Guide for Designing, Synthesizing & Simulating Asics & Fpgas Using Vhdl or Verilog
View more
Hdl Chip Design: A Practical Guide for Designing, Synthesizing & Simulating Asics & Fpgas Using Vhdl or Verilog
Verilog Coding for Logic Synthesis
View more
Verilog Coding for Logic Synthesis
Digital VLSI Design with Verilog: A Textbook from Silicon Valley Technical Institute
View more
Digital VLSI Design with Verilog: A Textbook from Silicon Valley Technical Institute
Verilog Quickstart: A Practical Guide to Simulation and Synthesis in Verilog, 2nd Edition (The International Series in Engineering and Computer Science)
View more
Verilog Quickstart: A Practical Guide to Simulation and Synthesis in Verilog, 2nd Edition (The International Series in Engineering and Computer Science)
数字逻辑基础与Verilog设计 原书第3版
View more
数字逻辑基础与Verilog设计 原书第3版
IEEE Std 1364-2001: Verilog Hardware Description Language
View more
IEEE Std 1364-2001: Verilog Hardware Description Language
EDA技术实用教程——Verilog HDL版（第六版）
View more
EDA技术实用教程——Verilog HDL版（第六版）
Analog Behavioral Modeling with the Verilog-A Language
View more
Analog Behavioral Modeling with the Verilog-A Language
The Verilog PLI Handbook: A Users Guide and Comprehensive Reference on the Verilog Programming Language Interface
View more
The Verilog PLI Handbook: A Users Guide and Comprehensive Reference on the Verilog Programming Language Interface
Verilog Digital Design Synthesis
View more
Verilog Digital Design Synthesis
Verilog HDL数字集成电路设计原理与应用
View more
Verilog HDL数字集成电路设计原理与应用
Verilog编程艺术
View more
Verilog编程艺术
Verilog Digital System Design
View more
Verilog Digital System Design
Verilog Hardware Description Language. IEEE 1364
View more
Verilog Hardware Description Language. IEEE 1364
SystemVerilog验证
View more
SystemVerilog验证