Verilog Quickstart: A Practical Guide to Simulation and Synthesis in Verilog
View more
Verilog Quickstart: A Practical Guide to Simulation and Synthesis in Verilog
Digital Computer Arithmetic Datapath Design Using Verilog HDL
View more
Digital Computer Arithmetic Datapath Design Using Verilog HDL
Verilog HDL数字集成电路设计原理与应用
View more
Verilog HDL数字集成电路设计原理与应用
The Verilog Hardware Description Language
View more
The Verilog Hardware Description Language
IEEE Std 1364-2001: Verilog Hardware Description Language
View more
IEEE Std 1364-2001: Verilog Hardware Description Language
Verilog and SystemVerilog Gotchas: 101 Common Coding Errors and How to Avoid Them
View more
Verilog and SystemVerilog Gotchas: 101 Common Coding Errors and How to Avoid Them
Hardware Verification with System VERILOG: An Object-Oriented Framework
View more
Hardware Verification with System VERILOG: An Object-Oriented Framework
Verilog HDL: a guide to digital design and synthesis
View more
Verilog HDL: a guide to digital design and synthesis
Design Through Verilog HDL
View more
Design Through Verilog HDL
Verilog Quickstart: A Practical Guide to Simulation and Synthesis in Verilog, 2nd Edition (The International Series in Engineering and Computer Science)
View more
Verilog Quickstart: A Practical Guide to Simulation and Synthesis in Verilog, 2nd Edition (The International Series in Engineering and Computer Science)
Deepak Kumar Tala Verilog Tutorial (2003)(en)(123s)
View more
Deepak Kumar Tala Verilog Tutorial (2003)(en)(123s)
IEEE Std 1364-2001: Verilog Hardware Description Language
View more
IEEE Std 1364-2001: Verilog Hardware Description Language
FPGA Prototyping by Verilog Examples: Xilinx SpartanTM-3V ersion - Pong P. Chu
View more
FPGA Prototyping by Verilog Examples: Xilinx SpartanTM-3V ersion - Pong P. Chu
Verilog Coding for Logic Synthesis
View more
Verilog Coding for Logic Synthesis
Verilog HDL 数字设计与综合 第二版 - Samir Palnitkar 著 夏宇闻 等译
View more
Verilog HDL 数字设计与综合 第二版 - Samir Palnitkar 著 夏宇闻 等译
搭建你的数字积木 数字电路与逻辑设计(Verilog HDL&Vivado版)
View more
搭建你的数字积木 数字电路与逻辑设计(Verilog HDL&Vivado版)